search

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
BSD 3-Clause "New" or "Revised" License
2.1k stars 282 forks source link

stdio.c bugs #17

Closed samsoniuk closed 5 years ago

samsoniuk commented 5 years ago

bug to fix

putx: change ranges to <= strtok: set nxt to null when done xtoi: (val&~0x20)-‘a’+10 ???