devbisme / skidl

SKiDL is a module that extends Python with the ability to design electronic circuits.
https://devbisme.github.io/skidl/
MIT License
1.06k stars 119 forks source link

Generat Schematic Question #229

Open HubertHQH opened 1 week ago

HubertHQH commented 1 week ago

Describe the bug When I try to generate schematic, there's a warning prevent the schematic generation.

WARNING: Schematic generation is not implemented for KiCad version 8. @ [C:\Data\skidl\skidl\test.py:42] INFO: 1 warnings found while generating schematic. INFO: 0 errors found while generating schematic.

Isolation generate xml() and generate svg() works as expected. Only generate schematics doesn't work.

Desktop (please complete the following information):

Below is the code I'm using:

from skidl import *
from skidl import KICAD8
import os

os.environ["KICAD8_SYMBOL_DIR"] = "C:\\symbols"
os.environ["KICAD8_FOOTPRINT_DIR"] = "C:\\footprint"
set_default_tool(KICAD8)
lib_search_paths[KICAD8].append("C:\\symbols")
# Create part templates.
q = Part("Device", "Q_PNP_CBE", footprint="sot23",dest=TEMPLATE)
r = Part("Device", "R", footprint="0805",dest=TEMPLATE)

gnd, vcc = Net("GND"), Net("VCC")
a, b, a_and_b = Net("A"), Net("B"), Net("A_AND_B")

gndt = Part("power", "GND", footprint="Connector_Generic:Conn_01x01")             # Ground terminal.
vcct = Part("power", "VCC", footprint="Connector_Generic:Conn_01x01")             # Power terminal.
q1, q2 = q(2)                           # Two transistors.
r1, r2, r3, r4, r5 = r(5, value="10K")  # Five 10K resistors.

a & r1 & q1["B C"] & r4 & q2["B C"] & a_and_b & r5 & gnd
b & r2 & q1["B"]
q1["C"] & r3 & gnd
vcc += q1["E"], q2["E"], vcct
gnd += gndt
#generate_netlist(tool=KICAD8)
generate_schematic()
selimbayhan commented 6 days ago

You are using Kicad version 8 and generate_schmatics is not implemented for Kicad version 8.

WARNING: Schematic generation is not implemented for KiCad version 8