Nested module synthesis must use wires instead of dot notation

[dgrnbrg]

Currently, we're synthesizing dot-notation to signals inside of modules, and although the simulators find this just fine, the synthesizer wants all connections to be done with wires and port connections in the module declaration.