dpimley / riscv

RISC-V based processor
MIT License
1 stars 0 forks source link

Verifcation Automation #5

Open dpimley opened 4 years ago

dpimley commented 4 years ago

Alright so I was thinking for if / when we want to extend our ISA we should have some sort of automated verification that we can use to test basic cases of our design. My idea is to have a set of unit level & system level tests that can be run through a tcl or python script. Furthermore these tests would just automatically be simulated as well. The current testbenches could be modifed so that they create some of of cookie or flag that the overarching python script would then search for. If the cookie / flag is found the test passes. This would require the following additions.

  1. top level python script that would control the automation
  2. tcl commands to launch simulations and testbenches 2.a. unit level testbenches (i.e. tb_dyt_register_file) 2.b. system level testbench (assembly files, verified through memory dumps)
  3. this should be run before files are commited to keep a clean master branch
ybharatu commented 4 years ago

I can do the tcl scripts