dspsandbox / FPGA-Notes-for-Scientists

MIT License
24 stars 8 forks source link

bitstream error #7

Closed Gmotion94 closed 1 year ago

Gmotion94 commented 1 year ago

Hi @dspsandbox

May i please bother you again: so i have followed all the instructions on tutorial 1(LED_BLINK) on Vivado up-to generating the bitstream file (overlay)

Screenshot from 2022-12-07 19-15-19 Screenshot from 2022-12-07 16-51-45 Screenshot from 2022-12-07 17-21-40

However when i program the Red-Pitaya with the overlay image i'm getting this error - any advice on how to fix this?

Screenshot from 2022-12-07 16-50-59

dspsandbox commented 1 year ago

Hi @Gmotion94 , base on the error message (in red) it seems that the overlay (or at least the LED_BLINK.bit file) is duplicated. Remove the one within /home/xilinx/jupyter_notebooks/ and try to run again your jupyter notebook. Cheers!

Gmotion94 commented 1 year ago

Hi Pau

even after removing the other LED_BLINK.bit file still getting the timeout error. However one point i will add though i used Vivado 2021.1 and Ubuntu 20.04 which i highly doubt would affect it.

Screenshot from 2022-12-09 08-02-59

dspsandbox commented 1 year ago

Can you try to reboot the board? I have seen in the past that some errors kill part of the PYNQ backend.

dspsandbox commented 1 year ago

Another point to check is that within Vivado you have selected the correct device. Are you using the Redpitaya-125-14 board file?

Gmotion94 commented 1 year ago

Yep the target platform is RedPitaya-125-14

Screenshot from 2022-12-09 10-17-22

dspsandbox commented 1 year ago

If rebooting doesn't help either I would try to blink the led through the already included base design. To this end just execute the code snipet shown here: https://github.com/dspsandbox/Pynq-Redpitaya-125/blob/master/README.md

If this works fine, the problem comes most probably from your generated overlay and the underlying Vivado project.

Gmotion94 commented 1 year ago

I tried everything- changed the OS to Ubuntu 18.04.4 LTS as described here https://github.com/dspsandbox/FPGA-Notes-for-Scientists/wiki/Setting-up-your-system still nothing.

Screenshot from 2022-12-11 17-50-36

dspsandbox commented 1 year ago

Ok, this is very very strange... The base overlay should work for sure! Can you maybe try to flash again your SD? Otherwise, is there anything special on your board? The board file only applies to the Redpitaya-125-14 with the Zynq 7010 chipset

Gmotion94 commented 1 year ago

Ooh i see.. i just found out its a Redpitaya-125-14 with the Zynq 7020 chipset i will swap it tomorrow with 7010 at the office and see if i can get it running will update you.

Gmotion94 commented 1 year ago

Finally it worked i changed to a 7010 chipset :+1: i could see LED flashing :')

Screenshot from 2022-12-12 13-08-33

dspsandbox commented 1 year ago

Great, I am glad to hear that! If at some point you are considering to go back to the Z7020, you can try to just change the part_name in board.xml from xc7z010clg400-1 to xc7z020clg400-1. That should be enough to build your custom designs. The only thing I am not sure about is if the ADC and DAC IPs I created also apply to this board.

Gmotion94 commented 1 year ago

Co-incidentally i read your blog: https://www.dspsandbox.org/ and your impressive CV to my surprise your career journey and research interests is exactly similar to my interests and goals.

I recently completed a B.Sc. in Physics and Electronics at Rhodes University-South Africa and I'm currently working as a junior FPGA-DSP Engineer. I'm super fascinated by the RF/Microwave control of quantum processors and emulation of quantum algorithms on FPGAs I want to do this as an M.Sc. in Physics or Engineering with one of the universities here in my home country South Africa but there are no supervisors or experts within in this field :(

dspsandbox commented 1 year ago

Hi @Gmotion94, that 's a great coincidence! Let's further talk via PM (you have my e-mail and Linkedin in the CV). BR, Pau