Fixed verilog instance name and ports.

efabless / caravel

Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.

https://caravel-harness.readthedocs.io/

Apache License 2.0

295 stars 69 forks source link

Closed d-m-bailey closed 2 months ago