Remove verilog/rtl/RAM128.v

[antonblanchard]

Simulation should be using verilog/dv/vip/RAM128.v or verilog/gl/RAM128.v