efabless / openlane2

The next generation of OpenLane, rewritten from scratch with a modular architecture
https://openlane2.readthedocs.io/
Apache License 2.0
169 stars 30 forks source link

mixed language support (vhdl/verilog) #488

Open dsula opened 2 weeks ago

dsula commented 2 weeks ago

Description

I was wondering if mixed language support could be officially added to openlane2.

Proposal

Openlane2 already has the capability to read in VHDL files using the VHDLClassic flow. Hopefully support for mixed verilog/vhdl might not be too hard to add, such that both VERILOG_FILES and VHDL_FILES can be specified in the configuration file at the same time.

donn commented 2 weeks ago

This is on our radar.

For others who want this feature, please react 👍 to the original post as it will help me get it prioritized.