efeslab / hardware-bugbase

16 stars 7 forks source link

Add a shared "synth" make target to synthesize instrumented HARP-based applications #2

Closed Alkaid-Benetnash closed 3 years ago

Alkaid-Benetnash commented 3 years ago
  1. make synth will call sv2v.py to instrument verilog code.
  2. make synth -j can run multiple synthesize job at the same time.