Open joselcuevam opened 9 months ago
can you confirm it is possible to use with Verilog VHDL ? i just tried, apparently those languages are supported and I did all the steps and I cant see the text formatted
can you confirm it is possible to use with Verilog VHDL ? i just tried, apparently those languages are supported and I did all the steps and I cant see the text formatted