SJulianS
commented
1 year ago - all module/entity ports are now implicitly created as signals as well (fixes a bug related to unconnected ports which are directly assigned to wires/signals)
- wire/signal assigns are handled different internally (fixes bugs related to multiple subsequent assigns to/of the same wire/signal)