Register waccess

[jrobrien]

Register waccess output to align with wdata. This delays assertion of waccess by one cycle which aligns strobe with valid wdata. Useful for directly writing to FIFO. See issue #59

• not simulated (don't have ModelSim handy)
• Verilog tested on hardware
• VHDL untested