search

eugene-tarassov / vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
855 stars 195 forks source link

riscv64 core, possible H extension? #184

Open DasAbhi opened 1 year ago

DasAbhi commented 1 year ago

Hello I was wondering, is it feasible to add the "H" extension for hypervisors to the 64bit core? Or would that require too much re-engineering of your existing design ?

I am asking because hardware with H extension isn't available for consumers right now, so I am exploring an fpga option. Just wanted to know if it is even possible to add H extension in your riscv64 core.

eugene-tarassov commented 1 year ago

The hypervisor extension is available. To enable it, just add new WithHypervisor to any of the 64bit core configs. I personally have not tried it.

FrancoAuri96 commented 1 year ago

@DasAbhi Did you manage to sythetize the core with the H-extension?

Jerryy959 commented 5 months ago

@DasAbhi Hey, did you finish adding H extension to the repo?

Jerryy959 commented 5 months ago

Adding new WithHypervusir ++ to src/main/scala/rocket.scala can finish it.

Jerryy959 commented 5 months ago

This issue can be closed.