search

eugene-tarassov / vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
858 stars 196 forks source link

Verilator support #212

Open ncppd opened 8 months ago

ncppd commented 8 months ago

Hello Eugene,

since the maintainers of the Rocket Chip repository dropped support for Verilator, there is a gap between HW development and FPGA simulation (and of course debugging!). Do you consider adding support for Verilator in your repository? If not, how much effort do you think this could take?

Thanks! Nikos

eugene-tarassov commented 8 months ago

Verilator has plenty of limitations, it cannot handle mixed Verilog and VHDL designs, doesn't model X or Z states, etc. I don't plan adding support for Verilator. I don't know how much effort this could take - I never used Verilator before. I use Vivado to run simulations.