eugene-tarassov / vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
854 stars 194 forks source link

Question about running a program in vivado simulation #239

Open Elaborty0042 opened 4 months ago

Elaborty0042 commented 4 months ago

Hi, I am new to vivado, I made some changes to dcache in rocketchip, now I want to run riscv program in simulation to verify if there is any problem with my design, but I got a lot of errors when I tried to instantiate riscv_wrapper in testbench, could you please give me some advice or how can I verify my design, because I need the core to send request to cache.

eugene-tarassov commented 4 months ago

An easy way to simulate RocketChip is to use FPGA - just follow instruction in the README. To run a program on a simulation using a computer you need a really very powerful machine like Veloce or Palladium. The Vivado simulator is not fast enough for that.