Closed github-actions[bot] closed 2 weeks ago
The following issues have been found with 33079-RISCV_Revert_this_weekends_changes-1 using gcc's ./contrib/check_GNU_style.py. Please use your best judgement when resolving these issues. These are only warnings and do not need to be resolved in order to merge your patch. If any of these warnings seem like false-positives that could be guarded against please contact me: patchworks-ci@rivosinc.com.
=== ERROR type #1: blocks of 8 spaces should be replaced with tabs (194 error(s)) ===
gcc/config/riscv/riscv.md:551:0:████████ (and (eq_attr "group_overlap" "W21")
gcc/config/riscv/riscv.md:555:0:████████ (and (eq_attr "group_overlap" "W42")
gcc/config/riscv/riscv.md:559:0:████████ (and (eq_attr "group_overlap" "W84")
gcc/config/riscv/riscv.md:563:0:████████ ;; According to RVV ISA:
gcc/config/riscv/riscv.md:564:0:████████ ;; The destination EEW is greater than the source EEW, the source EMUL is at least 1,
gcc/config/riscv/riscv.md:565:0:████████ ;; and the overlap is in the highest-numbered part of the destination register group
gcc/config/riscv/riscv.md:566:0:████████ ;; (e.g., when LMUL=8, vzext.vf4 v0, v6 is legal, but a source of v0, v2, or v4 is not).
gcc/config/riscv/riscv.md:567:0:████████ ;; So the source operand should have LMUL >= 1.
gcc/config/riscv/riscv.md:568:0:████████ (and (eq_attr "group_overlap" "W43")
gcc/config/riscv/riscv.md:573:0:████████ (and (eq_attr "group_overlap" "W86,W87")
gcc/config/riscv/riscv.md:578:0:████████ ;; W21 supports highest-number overlap for source LMUL = 1.
gcc/config/riscv/riscv.md:579:0:████████ ;; For 'wv' variant, we can also allow wide source operand overlaps dest operand.
gcc/config/riscv/riscv.md:580:0:████████ (and (eq_attr "group_overlap" "W0")
gcc/config/riscv/vector.md:2257:52: [(set (match_operand:VEEWEXT2 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:2260:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:2261:46: (match_operand 5 "vector_length_operand"████████████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:2262:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2263:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2264:42: (match_operand 8 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2268:47: [(match_operand 3 "pmode_reg_or_0_operand"████████████████ " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ")
gcc/config/riscv/vector.md:2271:51: (match_operand:VEEWEXT2 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:2279:52: [(set (match_operand:VEEWEXT4 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:2282:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:2283:46: (match_operand 5 "vector_length_operand"████████████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:2284:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2285:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2286:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2290:47: [(match_operand 3 "pmode_reg_or_0_operand"████████████████ " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ")
gcc/config/riscv/vector.md:2293:51: (match_operand:VEEWEXT4 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:2301:52: [(set (match_operand:VEEWEXT8 0 "register_operand"████████████████ "=vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:2304:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:2305:46: (match_operand 5 "vector_length_operand"████████████████ " rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:2306:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i")
gcc/config/riscv/vector.md:2307:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i")
gcc/config/riscv/vector.md:2308:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i")
gcc/config/riscv/vector.md:2312:47: [(match_operand 3 "pmode_reg_or_0_operand"████████████████ " rJ, rJ, rJ, rJ, rJ, rJ")
gcc/config/riscv/vector.md:2315:51: (match_operand:VEEWEXT8 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3736:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3739:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3740:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3741:42: (match_operand 5 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3742:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3743:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3748:49: (match_operand:VWEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3757:50: [(set (match_operand:VQEXTI 0 "register_operand"████████ "=vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3760:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3761:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3762:42: (match_operand 5 "const_int_operand"████████████████" i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3763:42: (match_operand 6 "const_int_operand"████████████████" i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3764:42: (match_operand 7 "const_int_operand"████████████████" i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3769:49: (match_operand:VQEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3778:50: [(set (match_operand:VOEXTI 0 "register_operand"████████ "=vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3781:49: [(match_operand:<VM> 1 "vector_mask_operand"████████" vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3782:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3783:42: (match_operand 5 "const_int_operand"████████ " i, i, i, i, i, i")
gcc/config/riscv/vector.md:3784:42: (match_operand 6 "const_int_operand"████████ " i, i, i, i, i, i")
gcc/config/riscv/vector.md:3785:42: (match_operand 7 "const_int_operand"████████ " i, i, i, i, i, i")
gcc/config/riscv/vector.md:3790:49: (match_operand:VOEXTI 2 "vector_merge_operand"████████" vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3821:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3824:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3825:46: (match_operand 5 "vector_length_operand"████████████████" rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3826:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3827:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3828:42: (match_operand 8 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3836:46: (match_operand:<VSUBEL> 4 "reg_or_0_operand"████████ " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ"))))
gcc/config/riscv/vector.md:3837:49: (match_operand:VWEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3845:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3848:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3849:46: (match_operand 5 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3850:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3851:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3852:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3856:47: (match_operand:VWEXTI 3 "register_operand"████████ " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr")
gcc/config/riscv/vector.md:3859:49: (match_operand:VWEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:3867:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3870:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3871:46: (match_operand 5 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3872:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3873:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3874:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3880:47: (match_operand:VWEXTI 3 "register_operand"████████ " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr"))
gcc/config/riscv/vector.md:3881:49: (match_operand:VWEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:3933:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3936:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3937:46: (match_operand 5 "vector_length_operand"████████████████" rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3938:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3939:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3940:42: (match_operand 8 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3948:46: (match_operand:<VSUBEL> 4 "reg_or_0_operand"████████ " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ"))))
gcc/config/riscv/vector.md:3949:49: (match_operand:VWEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3958:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3961:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3962:46: (match_operand 4 "vector_length_operand"████████████████" rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3963:42: (match_operand 5 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3964:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3965:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3973:49: (match_operand:VWEXTI 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:5939:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:5942:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:5943:46: (match_operand 5 "vector_length_operand"████████████████" rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:5944:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5945:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5946:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5953:1: ████████ (match_operand:<VSUBEL> 3 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ")))
gcc/config/riscv/vector.md:5955:1: ████████(match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:5956:47: (match_operand:VWEXTI 2 "register_operand"████████ " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:5989:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:5992:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:5993:46: (match_operand 5 "vector_length_operand"████████████████ " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:5994:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5995:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5996:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6003:1: ████████ (match_operand:<VSUBEL> 3 "reg_or_0_operand"████████" rJ, rJ, rJ, rJ, rJ, rJ, rJ")))
gcc/config/riscv/vector.md:6005:1: ████████(match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:6006:47: (match_operand:VWEXTI 2 "register_operand"████████████████" 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:6015:50: [(set (match_operand:VWEXTI 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:6018:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:6019:46: (match_operand 5 "vector_length_operand"████████████████ " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:6020:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6021:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6022:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6029:1: ████████ (match_operand:<VSUBEL> 3 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ")))
gcc/config/riscv/vector.md:6031:1: ████████(match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:6032:47: (match_operand:VWEXTI 2 "register_operand"████████ " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:7118:50: [(set (match_operand:VWEXTF 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7121:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7122:46: (match_operand 5 "vector_length_operand"████████████████" rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7123:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7124:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7125:42: (match_operand 8 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7126:42: (match_operand 9 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7135:46: (match_operand:<VSUBEL> 4 "register_operand"████████ " f, f, f, f, f, f, f, f, f, f, f, f, f, f"))))
gcc/config/riscv/vector.md:7136:49: (match_operand:VWEXTF 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:7146:50: [(set (match_operand:VWEXTF 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7149:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7150:46: (match_operand 5 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7151:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7152:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7153:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7154:42: (match_operand 9 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7161:47: (match_operand:VWEXTF 3 "register_operand"████████ " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr"))
gcc/config/riscv/vector.md:7162:49: (match_operand:VWEXTF 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:7172:50: [(set (match_operand:VWEXTF 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7175:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7176:46: (match_operand 5 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7177:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7178:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7179:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7180:42: (match_operand 9 "const_int_operand"████████████████ " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7185:47: (match_operand:VWEXTF 3 "register_operand"████████ " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr")
gcc/config/riscv/vector.md:7188:49: (match_operand:VWEXTF 2 "vector_merge_operand"████████ " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:7259:50: [(set (match_operand:VWEXTF 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:7262:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:7263:46: (match_operand 5 "vector_length_operand"████████████████" rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7264:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7265:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7266:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7267:42: (match_operand 9 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7275:1: ████████ (match_operand:<VSUBEL> 3 "register_operand" " f, f, f, f, f, f, f")))
gcc/config/riscv/vector.md:7277:1: ████████(match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:7278:47: (match_operand:VWEXTF 2 "register_operand"████████ " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:7318:50: [(set (match_operand:VWEXTF 0 "register_operand"████████████████ "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:7321:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:7322:46: (match_operand 5 "vector_length_operand"████████████████ " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7323:42: (match_operand 6 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7324:42: (match_operand 7 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7325:42: (match_operand 8 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7326:42: (match_operand 9 "const_int_operand"████████████████ " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7335:1: ████████ (match_operand:<VSUBEL> 3 "register_operand" " f, f, f, f, f, f, f")))
gcc/config/riscv/vector.md:7337:1: ████████ (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr"))))
gcc/config/riscv/vector.md:7338:47: (match_operand:VWEXTF 2 "register_operand"████████████████ " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:7716:54: [(set (match_operand:VWCONVERTI 0 "register_operand"████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7719:49: [(match_operand:<VM> 1 "vector_mask_operand"████████" vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7720:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7721:42: (match_operand 5 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7722:42: (match_operand 6 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7723:42: (match_operand 7 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7724:42: (match_operand 8 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7740:54: [(set (match_operand:VWCONVERTI 0 "register_operand"████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7744:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7745:42: (match_operand 5 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7746:42: (match_operand 6 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7747:42: (match_operand 7 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7760:50: [(set (match_operand:V_VLSF 0 "register_operand"████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7764:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7765:42: (match_operand 5 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7766:42: (match_operand 6 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7767:42: (match_operand 7 "const_int_operand"████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7780:58: [(set (match_operand:VWEXTF_ZVFHMIN 0 "register_operand"████████ "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7783:49: [(match_operand:<VM> 1 "vector_mask_operand"████████ " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7784:46: (match_operand 4 "vector_length_operand"████████ " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7785:42: (match_operand 5 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7786:42: (match_operand 6 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7787:42: (match_operand 7 "const_int_operand"████████████████ "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
=== ERROR type #2: lines should not exceed 80 characters (228 error(s)) ===
gcc/config/riscv/riscv.md:564:80: ;; The destination EEW is greater than the source EEW, the source EMUL is at least 1,
gcc/config/riscv/riscv.md:565:80: ;; and the overlap is in the highest-numbered part of the destination register group
gcc/config/riscv/riscv.md:566:80: ;; (e.g., when LMUL=8, vzext.vf4 v0, v6 is legal, but a source of v0, v2, or v4 is not).
gcc/config/riscv/riscv.md:569:80: (match_test "riscv_get_v_regno_alignment (GET_MODE (operands[0])) != 4
gcc/config/riscv/riscv.md:570:80: && riscv_get_v_regno_alignment (GET_MODE (operands[3])) >= 1"))
gcc/config/riscv/riscv.md:574:80: (match_test "riscv_get_v_regno_alignment (GET_MODE (operands[0])) != 8
gcc/config/riscv/riscv.md:575:80: && riscv_get_v_regno_alignment (GET_MODE (operands[3])) >= 1"))
gcc/config/riscv/riscv.md:579:80: ;; For 'wv' variant, we can also allow wide source operand overlaps dest operand.
gcc/config/riscv/riscv.md:581:80: (match_test "riscv_get_v_regno_alignment (GET_MODE (operands[0])) > 1"))
gcc/config/riscv/vector.md:2257:80: [(set (match_operand:VEEWEXT2 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:2260:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:2261:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:2262:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2263:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2264:80: (match_operand 8 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2268:80: [(match_operand 3 "pmode_reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ")
gcc/config/riscv/vector.md:2270:80: (match_operand:<VINDEX_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr")] ORDER)
gcc/config/riscv/vector.md:2271:80: (match_operand:VEEWEXT2 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:2276:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:2279:80: [(set (match_operand:VEEWEXT4 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:2282:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:2283:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:2284:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2285:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2286:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:2290:80: [(match_operand 3 "pmode_reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ")
gcc/config/riscv/vector.md:2292:80: (match_operand:<VINDEX_QUAD_TRUNC> 4 "register_operand" "W43,W43,W43,W43,W86,W86,W86,W86, vr, vr")] ORDER)
gcc/config/riscv/vector.md:2293:80: (match_operand:VEEWEXT4 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:2301:80: [(set (match_operand:VEEWEXT8 0 "register_operand" "=vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:2304:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:2305:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:2306:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i")
gcc/config/riscv/vector.md:2307:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i")
gcc/config/riscv/vector.md:2308:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i")
gcc/config/riscv/vector.md:2312:80: [(match_operand 3 "pmode_reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ")
gcc/config/riscv/vector.md:2314:80: (match_operand:<VINDEX_OCT_TRUNC> 4 "register_operand" "W87,W87,W87,W87, vr, vr")] ORDER)
gcc/config/riscv/vector.md:2315:80: (match_operand:VEEWEXT8 2 "vector_merge_operand" " vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3736:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3739:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3740:80: (match_operand 4 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3741:80: (match_operand 5 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3742:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3743:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3747:80: (match_operand:<V_DOUBLE_TRUNC> 3 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr"))
gcc/config/riscv/vector.md:3748:80: (match_operand:VWEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3753:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:3757:80: [(set (match_operand:VQEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3760:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3761:80: (match_operand 4 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3762:80: (match_operand 5 "const_int_operand" " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3763:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3764:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3768:80: (match_operand:<V_QUAD_TRUNC> 3 "register_operand" "W43,W43,W43,W43,W86,W86,W86,W86, vr, vr"))
gcc/config/riscv/vector.md:3769:80: (match_operand:VQEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3778:80: [(set (match_operand:VOEXTI 0 "register_operand" "=vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3781:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3782:80: (match_operand 4 "vector_length_operand" " rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3783:80: (match_operand 5 "const_int_operand" " i, i, i, i, i, i")
gcc/config/riscv/vector.md:3784:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i")
gcc/config/riscv/vector.md:3785:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i")
gcc/config/riscv/vector.md:3789:80: (match_operand:<V_OCT_TRUNC> 3 "register_operand" "W87,W87,W87,W87, vr, vr"))
gcc/config/riscv/vector.md:3790:80: (match_operand:VOEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3821:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3824:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3825:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3826:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3827:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3828:80: (match_operand 8 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3833:80: (match_operand:<V_DOUBLE_TRUNC> 3 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr"))
gcc/config/riscv/vector.md:3836:80: (match_operand:<VSUBEL> 4 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ"))))
gcc/config/riscv/vector.md:3837:80: (match_operand:VWEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3842:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:3845:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3848:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3849:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3850:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3851:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3852:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3856:80: (match_operand:VWEXTI 3 "register_operand" " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr")
gcc/config/riscv/vector.md:3858:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr, vr, vr")))
gcc/config/riscv/vector.md:3859:80: (match_operand:VWEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:3864:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,W0,W0,none,none")])
gcc/config/riscv/vector.md:3867:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3870:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3871:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3872:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3873:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3874:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3879:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr, vr, vr"))
gcc/config/riscv/vector.md:3880:80: (match_operand:VWEXTI 3 "register_operand" " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr"))
gcc/config/riscv/vector.md:3881:80: (match_operand:VWEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:3886:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,W0,W0,none,none")])
gcc/config/riscv/vector.md:3933:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3936:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3937:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3938:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3939:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3940:80: (match_operand 8 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3945:80: (match_operand:<V_DOUBLE_TRUNC> 3 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr"))
gcc/config/riscv/vector.md:3948:80: (match_operand:<VSUBEL> 4 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ, rJ"))))
gcc/config/riscv/vector.md:3949:80: (match_operand:VWEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3954:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:3958:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:3961:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:3962:80: (match_operand 4 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:3963:80: (match_operand 5 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3964:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3965:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:3970:80: (match_operand:<V_DOUBLE_TRUNC> 3 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr"))
gcc/config/riscv/vector.md:3973:80: (match_operand:VWEXTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:3982:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:5939:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:5942:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:5943:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:5944:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5945:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5946:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5953:80: (match_operand:<VSUBEL> 3 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ")))
gcc/config/riscv/vector.md:5955:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:5956:80: (match_operand:VWEXTI 2 "register_operand" " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:5989:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:5992:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:5993:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:5994:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5995:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:5996:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6003:80: (match_operand:<VSUBEL> 3 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ")))
gcc/config/riscv/vector.md:6005:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:6006:80: (match_operand:VWEXTI 2 "register_operand" " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:6015:80: [(set (match_operand:VWEXTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:6018:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:6019:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:6020:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6021:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6022:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:6029:80: (match_operand:<VSUBEL> 3 "reg_or_0_operand" " rJ, rJ, rJ, rJ, rJ, rJ, rJ")))
gcc/config/riscv/vector.md:6031:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:6032:80: (match_operand:VWEXTI 2 "register_operand" " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:7118:80: [(set (match_operand:VWEXTF 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7121:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7122:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7123:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7124:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7125:80: (match_operand 8 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7126:80: (match_operand 9 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7132:80: (match_operand:<V_DOUBLE_TRUNC> 3 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr"))
gcc/config/riscv/vector.md:7135:80: (match_operand:<VSUBEL> 4 "register_operand" " f, f, f, f, f, f, f, f, f, f, f, f, f, f"))))
gcc/config/riscv/vector.md:7136:80: (match_operand:VWEXTF 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:7143:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:7146:80: [(set (match_operand:VWEXTF 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7149:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7150:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7151:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7152:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7153:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7154:80: (match_operand 9 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7160:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr, vr, vr"))
gcc/config/riscv/vector.md:7161:80: (match_operand:VWEXTF 3 "register_operand" " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr"))
gcc/config/riscv/vector.md:7162:80: (match_operand:VWEXTF 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:7169:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,W0,W0,none,none")])
gcc/config/riscv/vector.md:7172:80: [(set (match_operand:VWEXTF 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, &vr, &vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7175:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7176:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7177:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7178:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7179:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7180:80: (match_operand 9 "const_int_operand" " i, i, i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7185:80: (match_operand:VWEXTF 3 "register_operand" " vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, vr, 0, 0, vr, vr")
gcc/config/riscv/vector.md:7187:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr, vr, vr")))
gcc/config/riscv/vector.md:7188:80: (match_operand:VWEXTF 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0, vu, 0")))]
gcc/config/riscv/vector.md:7195:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,W0,W0,none,none")])
gcc/config/riscv/vector.md:7259:80: [(set (match_operand:VWEXTF 0 "register_operand" "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:7262:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:7263:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7264:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7265:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7266:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7267:80: (match_operand 9 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7275:80: (match_operand:<VSUBEL> 3 "register_operand" " f, f, f, f, f, f, f")))
gcc/config/riscv/vector.md:7277:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr")))
gcc/config/riscv/vector.md:7278:80: (match_operand:VWEXTF 2 "register_operand" " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:7318:80: [(set (match_operand:VWEXTF 0 "register_operand" "=vd, vr, vd, vr, vd, vr, ?&vr")
gcc/config/riscv/vector.md:7321:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1,vmWc1")
gcc/config/riscv/vector.md:7322:80: (match_operand 5 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7323:80: (match_operand 6 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7324:80: (match_operand 7 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7325:80: (match_operand 8 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7326:80: (match_operand 9 "const_int_operand" " i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7335:80: (match_operand:<VSUBEL> 3 "register_operand" " f, f, f, f, f, f, f")))
gcc/config/riscv/vector.md:7337:80: (match_operand:<V_DOUBLE_TRUNC> 4 "register_operand" "W21,W21,W42,W42,W84,W84, vr"))))
gcc/config/riscv/vector.md:7338:80: (match_operand:VWEXTF 2 "register_operand" " 0, 0, 0, 0, 0, 0, 0"))
gcc/config/riscv/vector.md:7716:80: [(set (match_operand:VWCONVERTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7719:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/riscv/vector.md:7720:80: (match_operand 4 "vector_length_operand" " rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK, rK")
gcc/config/riscv/vector.md:7721:80: (match_operand 5 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7722:80: (match_operand 6 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7723:80: (match_operand 7 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7724:80: (match_operand 8 "const_int_operand" "i, i, i, i, i, i, i, i, i, i, i, i, i, i")
gcc/config/riscv/vector.md:7729:80: [(match_operand:<VNCONVERT> 3 "register_operand" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84, vr, vr")] VFCVTS)
gcc/config/riscv/vector.md:7730:80: (match_operand:VWCONVERTI 2 "vector_merge_operand" " vu, vu, 0, 0, vu, vu, 0, 0, vu, vu, 0, 0, vu, 0")))]
gcc/config/riscv/vector.md:7737:80: (set_attr "group_overlap" "W21,W21,W21,W21,W42,W42,W42,W42,W84,W84,W84,W84,none,none")])
gcc/config/riscv/vector.md:7740:80: [(set (match_operand:VWCONVERTI 0 "register_operand" "=vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, vd, vr, ?&vr, ?&vr")
gcc/config/riscv/vector.md:7743:80: [(match_operand:<VM> 1 "vector_mask_operand" " vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1, vm,Wc1,vmWc1,vmWc1")
gcc/config/risc
Comment text has been trimmed. Please check logs for the untrimmed comment. Logs -> \<patch name> -> lint -> Lint patch step Additional information
Target | Status |
---|---|
Baseline hash: https://github.com/gcc-mirror/gcc/commit/cc46b6d4f3b4edc832a319ebf5053131dada3c8c | Failed |
Tip of tree hash: https://github.com/gcc-mirror/gcc/commit/b909daa5b67317e46543a7b2ed76e82298645cf6 | Applied |
Failed to apply to the post-commit baseline. This can happen if your commit requires a recently-commited patch in order to apply. The pre-commit CI will only perform a build since it doesn't know what dejagnu testsuite failures are expected on the tip-of-tree.
If you would like us to re-run this patch once the baseline reaches a different hash, please email us at patchworks-ci@rivosinc.com with a link to your patch.
Target | Status |
---|---|
newlib-rv64gc-lp64d-multilib | Success |
newlib-rv64gcv-lp64d-multilib | Success |
linux-rv64gcv-lp64d-multilib | Success |
linux-rv32gc_zba_zbb_zbc_zbs-ilp32d-non-multilib | Success |
linux-rv64gc_zba_zbb_zbc_zbs-lp64d-non-multilib | Success |
Patch(es) were applied to the hash https://github.com/gcc-mirror/gcc/commit/b909daa5b67317e46543a7b2ed76e82298645cf6. If this patch commit depends on or conflicts with a recently committed patch, then these results may be outdated.
Testsuite tests were skipped. Patch did not apply to baseline hash https://github.com/gcc-mirror/gcc/commit/cc46b6d4f3b4edc832a319ebf5053131dada3c8c. No comparison applicable.
Precommit CI Run information
Logs can be found in the associated Github Actions run: https://github.com/ewlu/gcc-precommit-ci/actions/runs/8791037755
Patch information
Applied patches: 1 -> 1 Associated series: https://patchwork.sourceware.org/project/gcc/list/?series=33079 Last patch applied: https://patchwork.sourceware.org/project/gcc/patch/20240422205946.19677-1-palmer@rivosinc.com/ Patch id: 88883
Build Targets
multilib
, please refer to the table below to see all the targets within that multilib.-march
stringrv32gc-ilp32d
,rv64gc-lp64d
rv64gcv-lp64d
rv32gcv-ilp32d
,rv64gcv-lp64d
Target Information
-march
stringgc_zba_zbb_zbc_zbs
Notes
Testsuite results use a more lenient allowlist to reduce error reporting with flakey tests. Please take a look at the current allowlist. Results come from a sum file comparator. Each patch is applied to a well known, non-broken baseline taken from our gcc postcommit framework (here) which runs the full gcc testsuite every 6 hours. If you have any questions or encounter any issues which may seem like false-positives, please contact us at patchworks-ci@rivosinc.com