search

ewlu / gcc-precommit-ci

2 stars 0 forks source link

Patch Status 37852-RISCV_Optimize_the_cost_of_the_DFmode_register_move_for_RV32-1 #2137

Closed github-actions[bot] closed 1 week ago

github-actions[bot] commented 2 weeks ago

Precommit CI Run information

Logs can be found in the associated Github Actions run: https://github.com/ewlu/gcc-precommit-ci/actions/runs/10575659769

Patch information

Applied patches: 1 -> 1 Associated series: https://patchwork.sourceware.org/project/gcc/list/?series=37852 Last patch applied: https://patchwork.sourceware.org/project/gcc/patch/20240827091736.53733-1-cooper.qu@linux.alibaba.com/ Patch id: 96542

Build Targets

Some targets are built as multilibs. If a build target ends with multilib, please refer to the table below to see all the targets within that multilib. Target name -march string
newlib-rv64gcv-lp64d-multilib rv64gcv-lp64d, rv32gc-ilp32d, rv64gc-lp64d, rv32imc_zba_zbb_zbc_zbs-ilp32
linux-rv64gcv-lp64d-multilib rv32gcv-ilp32d, rv64gcv-lp64d
linux-rv64gc_zba_zbb_zbc_zbs-lp64d-multilib rv32gc_zba_zbb_zbc_zbs-ilp32d, rv64gc_zba_zbb_zbc_zbs-lp64d

Target Information

Target Shorthand -march string
Bitmanip gc_zba_zbb_zbc_zbs

Notes

Testsuite results use a more lenient allowlist to reduce error reporting with flakey tests. Please take a look at the current allowlist. Results come from a sum file comparator. Each patch is applied to a well known, non-broken baseline taken from our gcc postcommit framework (here) which runs the full gcc testsuite every 6 hours. If you have any questions or encounter any issues which may seem like false-positives, please contact us at patchworks-ci@rivosinc.com

github-actions[bot] commented 2 weeks ago

Lint Status

Lint passed

github-actions[bot] commented 2 weeks ago

Apply Status

Target Status
Baseline hash: https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d Applied
Tip of tree hash: https://github.com/gcc-mirror/gcc/commit/708ee71808ea61758e73d0e36274b4194b28576a Applied

Git log

git log --oneline from the most recently applied patch to the baseline

> git log --oneline a1062b0c07bb729cf6a1fff34929d22e5d5b633d^..HEAD
df85e1ead8d RISC-V: Optimize the cost of the DFmode register move for RV32.
a1062b0c07b RISC-V: Support IMM for operand 1 of ussub pattern

Notes

Patch applied successfully

Additional information

github-actions[bot] commented 2 weeks ago

Build GCC Status

Target Status
newlib-rv64gc-lp64d-non-multilib Success
linux-rv64gc-lp64d-non-multilib Success
linux-rv64gc_zba_zbb_zbc_zbs-lp64d-multilib Success
linux-rv64gcv-lp64d-multilib Success
newlib-rv64gcv-lp64d-multilib Success

Notes

Patch(es) were applied to the hash https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d. If this patch commit depends on or conflicts with a recently committed patch, then these results may be outdated.

The following targets are build only targets:

Additional information

github-actions[bot] commented 2 weeks ago

Testsuite Status

Summary

New Failures gcc g++ gfortran Previous Hash
Resolved Failures gcc g++ gfortran Previous Hash
Unresolved Failures gcc g++ gfortran Previous Hash
linux: rv32 Bitmanip ilp32d medlow multilib 229/40 3/1 12/2 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
linux: rv32gcv ilp32d medlow multilib 283/71 9/3 12/2 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
linux: rv64 Bitmanip lp64d medlow multilib 229/41 3/1 12/2 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
linux: rv64gcv lp64d medlow multilib 281/71 9/3 12/2 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
newlib: rv32gc ilp32d medlow multilib 260/46 27/5 0/0 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
newlib: rv32imc_zba_zbb_zbc_zbs ilp32 medlow multilib 262/48 27/5 0/0 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
newlib: rv64gc lp64d medlow multilib 251/44 9/3 0/0 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d
newlib: rv64gcv lp64d medlow multilib 304/74 15/5 0/0 https://github.com/gcc-mirror/gcc/commit/a1062b0c07bb729cf6a1fff34929d22e5d5b633d

Additional information