Dependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting @dependabot rebase.
Dependabot commands and options
You can trigger Dependabot actions by commenting on this PR:
- `@dependabot rebase` will rebase this PR
- `@dependabot recreate` will recreate this PR, overwriting any edits that have been made to it
- `@dependabot merge` will merge this PR after your CI passes on it
- `@dependabot squash and merge` will squash and merge this PR after your CI passes on it
- `@dependabot cancel merge` will cancel a previously requested merge and block automerging
- `@dependabot reopen` will reopen this PR if it is closed
- `@dependabot close` will close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually
- `@dependabot show ignore conditions` will show all of the ignore conditions of the specified dependency
- `@dependabot ignore this major version` will close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself)
- `@dependabot ignore this minor version` will close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself)
- `@dependabot ignore this dependency` will close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself)
Bumps third_party/liteeth from
150710d
tob573e12
.Commits
b573e12
phy/xgmii: Add Clk/Data Pads definition to avoid duplication in PHYs.78513c2
frontend/stream: Add 64-bit data_width support.b1f916a
frontend/etherbone: Add LiteEthLastHandler to LiteEthEtherbonePacketRX for 64...0b5389f
mac: Move LiteEthMACLastBE module to common.py and rename to LiteEthLastHandler.a2a862d
liteeth_gen: Add XGMII PHY support (Transceiver still need to be integrated e...74bd085
Merge pull request #168 from trabucayre/efinix_rework_primitives9496fd2
phy/titaniumrgmii.py: uses ClockSignal for DDRInput/DDROutput/ClkOutput, adde...88387cb
phy/trionrgmii.py: use ClockSignal for ClkOutput 'o', remove name parameter w...577a472
phy/trionrgmii.py: DDRInput/DDROutput switch clk to a ClockSignalea07f5c
phy/titaniumrgmii,trionrgmii: fixed pll clkin name by appending a '0' to matc...Dependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting
@dependabot rebase
.Dependabot commands and options
You can trigger Dependabot actions by commenting on this PR: - `@dependabot rebase` will rebase this PR - `@dependabot recreate` will recreate this PR, overwriting any edits that have been made to it - `@dependabot merge` will merge this PR after your CI passes on it - `@dependabot squash and merge` will squash and merge this PR after your CI passes on it - `@dependabot cancel merge` will cancel a previously requested merge and block automerging - `@dependabot reopen` will reopen this PR if it is closed - `@dependabot close` will close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually - `@dependabot show