search

f4pga / ideas

Random ideas and interesting ideas for things we hope to eventually do.
86 stars 9 forks source link

Add support for reading EDIF to Yosys #6

Open mithro opened 6 years ago

mithro commented 6 years ago

Yosys can produce EDIF but not read EDIF. It would be nice if EDIF reading support was added to Yosys.

mithro commented 6 years ago

https://en.wikipedia.org/wiki/EDIF

mithro commented 6 years ago

The EDIF parser could be shared with #5

rochus-keller commented 5 years ago

Yosys generates EDIF 2 0 0 only and as far as I can see also the big tools (Vivado etc.) only seem to support EDIF 2 0 0, but each with its own "dialect". I own the standard (EIA-548); it's nearly 500 pages long. What is the goal of Yosys EDIF import? Just reading the EDIF file created by Yosys, or data exchange with other tools (Vivado etc.)? The latter seems to be a big project (with questionable feasibility). And EDIF 3 or 4 would be yet a different league again.

peterzieba commented 8 months ago

I came across Spydrnet which can read EDIF and convert it to Verilog (as well as generally modify netlists). I've been playing with it recently and found it to work pretty with the EDIF 2 0 0 files I have... Maybe this is of interest?

Incidentally, it supports Triple modular redundancy, which might also be of interest in rad-hard applications....

mithro commented 8 months ago

FYI - Spydrnet was developed by BYU who have also contributed heavily to F4PGA toolchain and have a whole course at https://byu-cpe.github.io/ComputingBootCamp/pages/schedule/