Closed ADGLY closed 8 months ago
This PR allows specifying the destination stream when reading from the kernel or, from an FPGA centric point view, when writing to the host.
This PR allows specifying the destination stream when reading from the kernel or, from an FPGA centric point view, when writing to the host.