fvutils / pyvsc

Python packages providing a library for Verification Stimulus and Coverage
https://fvutils.github.io/pyvsc
Apache License 2.0
113 stars 26 forks source link

vsc.model.solve_failure.SolveFailure: solve failure [randomly] in riscv-dv #149

Closed kkmonk closed 2 years ago

kkmonk commented 2 years ago

Problem Set: 2 constraints

: if ((instr_name == 242)) { (rd == 2); } : if (has_rd) { (rd != reserved_rd.reserved_rd[0]); } ``` related code: ![image](https://user-images.githubusercontent.com/13204244/155492742-3d9a3f94-04ee-467f-bc2e-db30bd6208ca.png) **instr_name == 242** occurs everytime ,but I don't know where it comes from.