Open avivace opened 3 years ago
Er, context, please?
Er, context, please?
First warning box here: https://gbdev.io/pandocs/CGB_Registers.html#lcd-vram-dma-transfers
Also, see https://github.com/gbdev/pandocs/pull/365. I've added a link to mention this issue so it doesn't remain a "todo" in the text as it's now
HBlank DMA should not be started (write to FF55) during a HBlank period (STAT mode 0).
If the transfer's destination address overflows, the transfer stops prematurely. The status of the registers if this happens still needs to be investigated.