gnuradio / gr-verilog

GNU General Public License v3.0
15 stars 9 forks source link

Add template for Wishbone bus #3

Open dkozel opened 4 years ago

dkozel commented 4 years ago

Currently only the AXI bus is supported. Adding Wishbone would help open the OOT up to simulate more DSP implementations that already exist. Also adding this support is likely to bring up places where the interfaces can be structured to make the Host to HDL connection modular.