Add test benches and example digital simulations for the .v (verilog) files

[mithro]

The repository should contain example of how to do a digital simulation of the SRAM macro using common open source tools like Verilator.