Add verilog test benches for each of the standard cells.

[mithro]

Each of the standard cell should have a Verilog test bench which tests the functionality.