gtaylormb / opl3_fpga

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
GNU Lesser General Public License v3.0
359 stars 43 forks source link

Use async fifo for host_if, add trick_sw_detection logic #31

Closed gtaylormb closed 3 months ago