Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
Apache License 2.0
119
stars
44
forks
source link
Align log/benchmark power estimation assumptions and enable user-defi… #360
…ned switching activity.