i-nex / I-Nex

System information tool written in gambas3, python, bash
http://i-nex.linux.pl/
174 stars 24 forks source link

"Label261...Label264" displayed on Memory tab instead of SPD info #12

Closed alphastar868 closed 8 years ago

alphastar868 commented 8 years ago

I-Nex 7.4.0 requires the following kernel modules to be loaded (as tested on CentOS 7) in order for the SPD (Serial Presence Detect) information to be displayed:

i2c_dev                 13985  0 
i2c_i801                18135  0 
i2c_algo_bit           13413  1 radeon
i2c_core               40325  7 drm,i2c_i801,i2c_dev,drm_kms_helper,i2c_algo_bit,eeprom,radeon

Specifically, i2c_[your_motherboard_chipset] (_i2ci801 for my Intel motherboard), i2c_dev, and eeprom needs to be loaded for the /sys/bus/i2c/drivers/eeprom/ filesystem to be present, using the following commands:

sudo modprobe i2c_dev
sudo modprobe eeprom

If there is no filesystem at /sys/bus/i2c/drivers/eeprom/ the text labels "Label261", "Label262", "Label263" and "Label264" appear on the Memory tab below SPD.

Also, the information displayed under "---===Serial Presence Detect===---" in the Memory tab still appears to be incorrect and/or incomplete, even when the above kernel modules are loaded. Output from i2c-tools' /usr/bin/decode-dimms --side-by-side:

# decode-dimms version 5929 (2011-02-16 14:58:38 +0100)

Memory Serial Presence Detect Decoder
By Philip Edelbrock, Christian Zuckschwerdt, Burkart Lingner,
Jean Delvare, Trent Piepho and others

Decoding EEPROM                                 5-0050                          5-0051                          5-0052                          5-0053
Guessing DIMM is in                             bank 1                          bank 2                          bank 3                          bank 4

---=== SPD EEPROM Information ===---
EEPROM Checksum of bytes 0-62                   OK (0xD9)                       OK (0x8A)                       OK (0xD9)                       OK (0x8A)
# of bytes written to SDRAM EEPROM              128                             128                             128                             128
Total number of bytes in EEPROM                 256                             256                             256                             256
Fundamental Memory type                         DDR2 SDRAM                      DDR2 SDRAM                      DDR2 SDRAM                      DDR2 SDRAM
SPD Revision                                    1.3                             1.2                             1.3                             1.2

---=== Memory Characteristics ===---
Maximum module speed                            800MHz (PC2-6400)               800MHz (PC2-6400)               800MHz (PC2-6400)               800MHz (PC2-6400)
Size                                            2048 MB                         2048 MB                         2048 MB                         2048 MB
Banks x Rows x Columns x Bits                   8 x 14 x 10 x 64                8 x 14 x 10 x 64                8 x 14 x 10 x 64                8 x 14 x 10 x 64
Ranks                                           2                               2                               2                               2
SDRAM Device Width                              8 bits                          8 bits                          8 bits                          8 bits
Module Height                                   30.0 mm                         30.0 mm                         30.0 mm                         30.0 mm
Module Type                                     UDIMM (133.25 mm)               UDIMM (133.25 mm)               UDIMM (133.25 mm)               UDIMM (133.25 mm)
DRAM Package                                    Planar                          Planar                          Planar                          Planar
Voltage Interface Level                         SSTL 1.8V                       SSTL 1.8V                       SSTL 1.8V                       SSTL 1.8V
Refresh Rate                                    Reduced (7.8 us) - Self Refresh Reduced (7.8 us)                Reduced (7.8 us) - Self Refresh Reduced (7.8 us)
Supported Burst Lengths                         4, 8                            4, 8                            4, 8                            4, 8
tCL-tRCD-tRP-tRAS                               6-6-6-18                        6-6-6-18                        6-6-6-18                        6-6-6-18
Supported CAS Latencies (tCL)                   6T, 5T, 4T                      6T, 5T, 4T                      6T, 5T, 4T                      6T, 5T, 4T
Minimum Cycle Time                              2.50 ns at CAS 6 (tCK min)      2.50 ns at CAS 6 (tCK min)      2.50 ns at CAS 6 (tCK min)      2.50 ns at CAS 6 (tCK min)
                                                3.00 ns at CAS 5                3.00 ns at CAS 5                3.00 ns at CAS 5                3.00 ns at CAS 5
                                                3.75 ns at CAS 4                3.75 ns at CAS 4                3.75 ns at CAS 4                3.75 ns at CAS 4
Maximum Access Time                             0.40 ns at CAS 6 (tAC)          0.40 ns at CAS 6 (tAC)          0.40 ns at CAS 6 (tAC)          0.40 ns at CAS 6 (tAC)
                                                0.45 ns at CAS 5                0.45 ns at CAS 5                0.45 ns at CAS 5                0.45 ns at CAS 5
                                                0.50 ns at CAS 4                0.50 ns at CAS 4                0.50 ns at CAS 4                0.50 ns at CAS 4
Maximum Cycle Time (tCK max)                    8.00 ns                         8.00 ns                         8.00 ns                         8.00 ns

---=== Timing Parameters ===---
Address/Command Setup Time Before Clock (tIS)   0.17 ns                         0.17 ns                         0.17 ns                         0.17 ns
Address/Command Hold Time After Clock (tIH)     0.25 ns                         0.25 ns                         0.25 ns                         0.25 ns
Data Input Setup Time Before Strobe (tDS)       0.05 ns                         0.05 ns                         0.05 ns                         0.05 ns
Data Input Hold Time After Strobe (tDH)         0.12 ns                         0.12 ns                         0.12 ns                         0.12 ns
Minimum Row Precharge Delay (tRP)               15.00 ns                        15.00 ns                        15.00 ns                        15.00 ns
Minimum Row Active to Row Active Delay (tRRD)   7.50 ns                         7.50 ns                         7.50 ns                         7.50 ns
Minimum RAS# to CAS# Delay (tRCD)               15.00 ns                        15.00 ns                        15.00 ns                        15.00 ns
Minimum RAS# Pulse Width (tRAS)                 45.00 ns                        45.00 ns                        45.00 ns                        45.00 ns
Write Recovery Time (tWR)                       15.00 ns                        15.00 ns                        15.00 ns                        15.00 ns
Minimum Write to Read CMD Delay (tWTR)          7.50 ns                         7.50 ns                         7.50 ns                         7.50 ns
Minimum Read to Pre-charge CMD Delay (tRTP)     7.50 ns                         7.50 ns                         7.50 ns                         7.50 ns
Minimum Active to Auto-refresh Delay (tRC)      55.00 ns                        57.50 ns                        55.00 ns                        57.50 ns
Minimum Recovery Delay (tRFC)                   127.50 ns                       127.50 ns                       127.50 ns                       127.50 ns
Maximum DQS to DQ Skew (tDQSQ)                  0.20 ns                         0.20 ns                         0.20 ns                         0.20 ns
Maximum Read Data Hold Skew (tQHS)              0.30 ns                         0.30 ns                         0.30 ns                         0.30 ns

---=== Manufacturing Information ===---
Manufacturer                                    Crucial Technology              Crucial Technology              Crucial Technology              Crucial Technology
Part Number                                     Undefined                       CT25664AA800.C16FH              Undefined                       CT25664AA800.C16FH
Revision Code                                   0x0004                          N/A                             0x0004                          N/A
Manufacturing Date                              2041-W14                        N/A                             2041-W14                        N/A
Assembly Serial Number                          N/A                             0x8D022A20                      N/A                             0x8D022A04

Number of SDRAM DIMMs detected and decoded: 4

The screenshots below show the same info in I-Nex 7.4.0 (latest GitHub commit). Note that I-Nex's Memory tab shows Module Type: as RDIMM in some cases, and in one instance the Manufacturer is AMD (the GPU is an ATI Radeon X1300, with an Intel DG965WH motherboard - the RAM should say Crucial Technology PC2-6400 2GB x 4 as shown above by decode-dimms):

10012015065926867 10012015065913695 10012015065934811 10012015065941779

alphastar868 commented 8 years ago

This issue is fixed for CentOS in https://github.com/eloaders/I-Nex/commit/5813d16340787a2287513f65755b3caa9599ef86