Open Chaitanya36500 opened 1 month ago
What is the software you used ?
the code is compiled with standard C++ (G++). The resulting verilog code can then be synthesized with standard industrial EDA tools (Cadence, Synopsys, Siemens) or even open source tools like Yosys
What is the software you used ?