Improve documentation on instantiating SystemVerilog modules - Githubissues

intel / rohd

The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.

https://intel.github.io/rohd-website

BSD 3-Clause "New" or "Revised" License

374 stars 67 forks source link

Improve documentation on instantiating SystemVerilog modules #430

Open mkorbel1 opened 11 months ago

mkorbel1 commented 11 months ago

The documentation for instantiating other things in SystemVerilog is not clear enough and could really use some examples. https://intel.github.io/rohd-website/docs/external-modules/

It would be nice to cover:

ExternalSystemVerilogModule
CustomSystemVerilog
InlineSystemVerilog

The example in ROHD Cosim is a little better than the user guide, for example: https://github.com/intel/rohd-cosim#using-rohd-cosim

Brought to attention by "grav" on Discord: https://discord.com/channels/1001179329411166267/1170668309973315645