search

intel / rv-brs-test-suite

The RV BRS test suite checks for compliance against the RVI Boot and Runtime Service specification.
https://github.com/riscv-non-isa/riscv-os-a-see
Apache License 2.0
10 stars 9 forks source link

sct uncoverd requirement: SBI test #74

Open WangYin3 opened 7 months ago

WangYin3 commented 7 months ago

SBI_010 The SBI implementation MUST conform to SBI v1.0. SBI_020 The SBI implementation MUST implement the Hart State Management (HSM) extension. SBI_030 The System Reset (SRST) extension MUST be implemented. SBI_040 The Timer (TIME) extension MUST be implemented, if the RISC-V "stimecmp / vstimecmp" Extension () [10] is not available. SBI_050 The S-Mode IPI (IPI) extension MUST be implemented, if the Incoming MSI Controller (IMSIC) [11] is not available. SBI_060 The RFENCE (RFNC) extension MUST be implemented, if the Incoming MSI Controller (IMSIC) [11] is not available. SBI_070 The Performance Monitoring (PMU) extension MUST be implemented, if the counter delegation-related ISA extensions (S*csrind [12], Smcdeleg [13], Ssccfg [ 13]) are not present.