Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.
Coverage decreased (-21.3%) to 48.121% when pulling 7d7d6531eddc81f41f525a12faaa6b59af3ac644 on systoliccleanup into 9f2568330c7ca8f2160a1b4723c64332ab20f841 on master.
Coverage decreased (-21.3%) to 48.121% when pulling 7d7d6531eddc81f41f525a12faaa6b59af3ac644 on systoliccleanup into 9f2568330c7ca8f2160a1b4723c64332ab20f841 on master.