Open jbush001 opened 7 years ago
Currently if the first instruction after a fault causes a fault, the CPU goes into an infinite loop. Investigate how to detect this and trap it.
Research how other RISC processors handle this. It's possible this concept is an x86-ism.
Currently if the first instruction after a fault causes a fault, the CPU goes into an infinite loop. Investigate how to detect this and trap it.