jerralph / riscv-vip

For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug
Apache License 2.0
54 stars 30 forks source link

Remove UNKNOWN instruction from some crosses #14

Open jerralph opened 5 years ago

jerralph commented 5 years ago

In many covergroups the the instruction enumeration is crossed with different things. There is an enum encoding for UNKNOWN for unknown instructions. Coverage must not have a bin for UNKNOWN and I saw one the other day and though I created a ticket but don't see it now. Creating this quickly as a placeholder to be updated with with the specific covergroup when I find it.