search

jjhorton / PMod

A selection of Random PMod Boards
Other
1 stars 0 forks source link

Fix the PR Comments in the workflows #91

Closed jjhorton closed 5 months ago

github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
github-actions[bot] commented 5 months ago

Testing Output: Coverage Stats:

Reading tracefile logs/coverage.info
            |Lines       |Functions  |Branches    
Filename    |Rate     Num|Rate    Num|Rate     Num
==================================================
[/]
blinky.v    | 100%     15|    -     0|    -      0
==================================================
      Total:| 100%     15|    -     0|    -      0
github-actions[bot] commented 5 months ago

FPGA Place and Route statistics:


 Device utilisation:
             ICESTORM_LC:    40/ 5280     0%
            ICESTORM_RAM:     0/   30     0%
                   SB_IO:     9/   96     9%
                   SB_GB:     2/    8    25%
            ICESTORM_PLL:     0/    1     0%
             SB_WARMBOOT:     0/    1     0%
            ICESTORM_DSP:     0/    8     0%
          ICESTORM_HFOSC:     0/    1     0%
          ICESTORM_LFOSC:     0/    1     0%
                  SB_I2C:     0/    2     0%
                  SB_SPI:     0/    2     0%
                  IO_I3C:     0/    2     0%
             SB_LEDDA_IP:     0/    1     0%
             SB_RGBA_DRV:     0/    1     0%
          ICESTORM_SPRAM:     0/    4     0%

 Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.77 MHz (PASS at 12.00 MHz)
jjhorton commented 5 months ago

PMod LED board upgraded to Kicad 7 and workflow fixed