jnk0le / XTightlyCoupledIO

custom riscv extension to provide directly accessed peripheral registers
Creative Commons Attribution 4.0 International
5 stars 2 forks source link

bfinserti from rs1 uimm #12

Closed jnk0le closed 1 year ago

jnk0le commented 1 year ago

skips some c.lis and register pressure

uimm=0 encode -1