jotego / jtcores

FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket
https://patreon.com/jotego
GNU General Public License v3.0
228 stars 40 forks source link

Toki won't work with 15khz intervideo arcade monitor #665

Closed vastago closed 1 week ago

vastago commented 4 months ago

toki

jotego commented 4 months ago

That image looks like the scan doubler was set. Check your MiSTer settings please and make sure that the scan doubler is disabled.

I have tested the core with a regular CRT TV set and it works for me. The video signals in simulation look reasonable. Horizontal time is a bit too long maybe, almost 65us rather than the typical 64us, but acceptable. The frame period is 16.77ms or 59.7Hz, which is good. I do not see a problem here.

I let the core author, @vertrex, comment further.

vastago commented 4 months ago

It's strange because almost all the other cores work for me. This is my mister.ini in case someone wants to see my configuration. MiSTer.zip

jotego commented 4 months ago

You have the double scanner turned off, which discards that explanation.

@vertrex, VS takes the equivalent of six lines. That might the problem. VS length is typically three lines:

image

If you have access to the board, try to replicate the original pulses. If not, I would advice to reduce VS length to three lines for better compatibility.

vertrex commented 4 months ago

I have access to the board but don't know how can I measure HS & VS on iit. Can you help me to measure it ?

jotego commented 4 months ago

Yes, you need either an oscilloscope or a "logic" probe. The discovery 2 is one such device, but there are cheaper solutions that can work. I think you can even use an Arduino UNO for that with some clever programming.

The CSYNC pin is in the JAMMA connector, it contains the XOR of HS and VS. You need to measure the distance between HS pulses and their width. Same for VS. If you follow the trace back into the board, you will probably find the separated HS and VS signals. But it is possible to just measure CSYNC. CSYNC looks like this:

image

Image from this web site

Note that all time units will be a multiple of the pixel clock. Look for a crystal quartz in the board. The pixel clock will be a factor of the frequency shown there. Typical frequencies are 6 and 8MHz.

jotego commented 1 week ago

I have made a shorter sync, which is more compliant with the standard.

Please @vastago try the attached version, which uses a shorter vsync. Both the old and new versions sync correctly at 15kHz with the hardware I have, so I cannot do much more than this.

toki3v.zip