search

kenkendk / sme

Synchronous Message Exchange
MIT License
10 stars 3 forks source link

Top level export file in VHDL should use `std_logic` and `std_logic_vector` #6

Closed kenkendk closed 6 years ago

kenkendk commented 7 years ago

Some vendor tools trip on the use of T_SYSTEM_UINT32 although it is an alias of std_logic_vector(31 downto 0).

The export file should export the types using the direct name, instead of the mapped name for improved support in vendor tools.

--- Want to back this issue? **[Post a bounty on it!](https://www.bountysource.com/issues/48158532-top-level-export-file-in-vhdl-should-use-std_logic-and-std_logic_vector?utm_campaign=plugin&utm_content=tracker%2F36576838&utm_medium=issues&utm_source=github)** We accept bounties via [Bountysource](https://www.bountysource.com/?utm_campaign=plugin&utm_content=tracker%2F36576838&utm_medium=issues&utm_source=github).