verilog parser - parsing when port name has "input_" characters

[KyleJeong]

This was the case I met. input wire [29:0] input_data;

In that case, parser though that the port name is "_data".