search

lac-dcc / chimera

A tool for synthesizing Verilog programs
GNU General Public License v3.0
42 stars 4 forks source link

Default type for variables #21

Closed joaovam closed 2 months ago

joaovam commented 2 months ago

Identify a default type for variables not used after an assignment. We will have to implement a basic type for our type inference. This basic type shall be by default wire.