Import/Export to Verilog/VHDL

[lawrancej]

Logisim cannot play nicely with other formats for describing circuits. It should support exporting and importing Verilog or VHDL code, using comments to annotate placement of components.

There's already some code for exporting to Verilog. It'd be good to see if this still works, and if so, try it out with Icarus Verilog.

For VHDL, there's GHDL

[lawrancej]

Other options: http://www.verilog.com/VerilogBNF.html Parsing via JParsec

[Mechtecs]

This would be very cool! AWESOME IDEA ! +1 :smile_cat:

[gralco]

Brilliant idea! Any progress?

[wgaylord]

Any progress on this idea.

[Mechtecs]

No :(

[maehne]

The Logisim-evolution fork does offer to export structural Verilog and VHDL models as part of its FPGA Commander module. The generated HDL code is placed in a directory under the Logisim-evolution workspace. The FPGA Commander automates the whole logic synthesis and design download flow to an extensible list of CPLD and FPGA evaluation boards. VHDL entities can be integrated into Logisim schematics and the resulting designs can be simulated with a third-party commercial HDL simulator.

[hlide]

That third-party commercial HDL simulator is an annoyance - it makes VHDL entities almost useless for people wanting to simulate them without needing paying a license for this simulator. :(

I wonder if PSHDL (http://pshdl.org/) can be integrated with logsim. Source can be found in https://bitbucket.org/kbecker/profile/repositories and appears to be Java.

[roy77]

You can test my logisim-evolution fork with ghdl support https://github.com/roy77/logisim-evolution

[raulbehl]

Is this idea still in work in progress? I would love to contribute to this. Any hints on how I should proceed? Thanks a lot.

[roy77]

The implementation of ghdl works. My tests were successful. You can test it, maybe you find a bug. I replaced the Questa Advanced simulator with Ghdl. Before it will be pulled to logisim-evolution I have to re-implement Questa Advanced simulator. You can fork my repository, re-implement Questa Advanced simulator and request a pull from logisim-evolution. The earliest possible date I can resume my work is in june.

[lazyoracle]

Is there a compiled jar available for your forked logisim-evolution that uses GHDL in place of Questa?

[roy77]

logisim-heintz.zip

[freand76]

I have made a similar tool that uses Yosys to create entities/components from verilog code.

Try it out at, digsim and feel free to copy the concept if you like it.

[Iantaw]

Try this version of Logisim, It can export to Verilog

Link: https://github.com/hneemann/Digital