Closed leonardt closed 5 years ago
Changes Missing Coverage | Covered Lines | Changed/Added Lines | % | ||
---|---|---|---|---|---|
fault/verilator_target.py | 21 | 23 | 91.3% | ||
fault/system_verilog_target.py | 2 | 11 | 18.18% | ||
<!-- | Total: | 36 | 47 | 76.6% | --> |
Files with Coverage Reduction | New Missed Lines | % | ||
---|---|---|---|---|
fault/symbolic_tester.py | 3 | 89.29% | ||
fault/system_verilog_target.py | 10 | 55.05% | ||
fault/cosa_target.py | 78 | 25.21% | ||
<!-- | Total: | 91 | --> |
Totals | |
---|---|
Change from base Build 956: | -0.01% |
Covered Lines: | 1415 |
Relevant Lines: | 1856 |
Closing in favor of https://github.com/leonardt/fault/pull/110
This allows you to expect that an output is a function (expression) of inputs. This adds support for just the And expression, but shows the required extensions to support this in the targets. Will continue to work on filling out the supported operators as well as integrating with while loops (loop until a condition expression).