Closed Kuree closed 5 years ago
Changes Missing Coverage | Covered Lines | Changed/Added Lines | % | ||
---|---|---|---|---|---|
fault/system_verilog_target.py | 0 | 4 | 0.0% | ||
<!-- | Total: | 0 | 4 | 0.0% | --> |
Files with Coverage Reduction | New Missed Lines | % | ||
---|---|---|---|---|
fault/system_verilog_target.py | 2 | 56.91% | ||
<!-- | Total: | 2 | --> |
Totals | |
---|---|
Change from base Build 1010: | -0.04% |
Covered Lines: | 1387 |
Relevant Lines: | 1819 |
Re: Is there any easy way to create a wide input circuit and test in fault?
You can just create a magma circuit with whatever width you'd like, e.g.
import magma as m
class WidePassthroughCircuit(m.Circuit):
IO = ["I", m.In(m.Bits[128]), "O", m.Out(m.Bits[128])]
@classmethod
def definition(io):
io.O <= io.I
chunk_size=2
with GarnetFlowIs there any easy way to create a wide input circuit and test in fault?