Be aware that the Verilog/VHDL code synthetizes but the Place & Route phase (Floor Planning) cannot complete on the latest GowinSemi FPGA Designer educational version. There ar eincompatibilities with the memory management that blocks that version to finish the process. Download and use the 1.9.8.11 version from https://cdn.gowinsemi.com.cn/Gowin_V1.9.8.11_Education_win.zip
Be aware that the Verilog/VHDL code synthetizes but the Place & Route phase (Floor Planning) cannot complete on the latest GowinSemi FPGA Designer educational version. There ar eincompatibilities with the memory management that blocks that version to finish the process. Download and use the 1.9.8.11 version from https://cdn.gowinsemi.com.cn/Gowin_V1.9.8.11_Education_win.zip