lip6 / coriolis

Coriolis VLSI EDA Tool (LIP6)
https://coriolis.lip6.fr
GNU General Public License v2.0
47 stars 5 forks source link

Added Verilog driver for netlist export #80

Closed lanserge closed 10 months ago

lanserge commented 10 months ago
 CRL.Verilog.save(cell, 0) -> exports cell into Verilog netlist file