Closed Ace-Ma closed 5 years ago
This update will output a top-level "wrapper" Verilog for aig partitioning, to support the synthesis or simulation work after partitioning.
This update will output a top-level "wrapper" Verilog for aig partitioning, to support the synthesis or simulation work after partitioning.