Closed lerwys closed 7 months ago
Maybe the correct action should be to set those pins to HIGH when handling the PAYLOAD_STATE_FPGA_SETUP
state in the vTaskPayload
task?
And set then back to LOW when DCDC_good
is false or when handling the PAYLOAD_SWITCHING_OFF
state.
From an email by Rene Geissler: