search

lowRISC / ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
https://www.lowrisc.org
Apache License 2.0
1.37k stars 543 forks source link

Makefile:133: recipe for target 'post_compare' failed! #436

Closed curliph closed 5 years ago

curliph commented 5 years ago

configuration: isa: rv32imc iss: riscv-ovpsim run: make TEST=riscv_arithmetic_basic_test compiler and simulation procedures seem no any problem, except log output of ovpsim_sim: file: riscv_arithmetic_basic_test.0.log : empty

file: riscv_arithmetic_baisc_test.1~9.log: Error (CM_NF) '../riscv-dv/target/rv32imc/riscvOVPsim.ic' not found Fatal (FP_NVAR) No variant was specified. Suggest --variant . Use -showvariants to see a list. Info Exiting

curliph commented 5 years ago

Error (CM_NF) '../riscv-dv/target/rv32imc/riscvOVPsim.ic' not found "../riscv-dv/...." maybe this relative path is not settled.
I try again with a absoultly path, like "/home/user/projects/riscv-dv/target..." I retry to run : make TEST=riscv_arithmetic_basic_test ITERATIONS=2 It works, but got "0 PASSED, 2 FAILED" ...

log file: riscv_arithmetic_basic_test.0.log Info 1: 'riscvOVPsim/cpu', 0x0000000080000000(.text): Machine 5720806f j 80008572 Info 2: 'riscvOVPsim/cpu', 0x0000000080008572(debug_rom): Machine 7b200073 undef Warning (RISCV_UDEC) CPU 'riscvOVPsim/cpu' 0x80008572 7b200073 undef: Undecoded instruction Info mstatus 00000000 -> 00001800 Info mepc 00000000 -> 80008572 Info mcause 00000000 -> 00000002 Info mtval 00000000 -> 7b200073 Info 3: 'riscvOVPsim/cpu', 0x0000000000000000: Machine 0000 illegal Warning (PC_FIX) Processor 'riscvOVPsim/cpu' executing at uninitialized address 0x0: 0000 illegal Warning (RISCV_UDEC) CPU 'riscvOVPsim/cpu' 0x00000000 0000 illegal: Undecoded instruction Info mepc 80008572 -> 00000000 Info mtval 7b200073 -> 00000000 Info 4: 'riscvOVPsim/cpu', 0x0000000000000000: Machine 0000 illegal Warning (PC_FIX) Processor 'riscvOVPsim/cpu' executing at uninitialized address 0x0: 0000 illegal Warning (RISCV_UDEC) CPU 'riscvOVPsim/cpu' 0x00000000 0000 illegal: Undecoded instruction

Seems binary code is not loaded.

What's wrong with me?

Best regards

curliph commented 5 years ago

I made a link of google-riscv-dv to riscv-dv， there is no any problems now.