search

lucask07 / covg_fpga

FPGA and Python experiment code for the digital ion channel amplifier project.
GNU General Public License v3.0
6 stars 2 forks source link

Ddr adc pause #41

Closed lucask07 closed 1 year ago

lucask07 commented 1 year ago

DDR readout now pauses when the ADC write buffer fills up.