Open m4rs-mt opened 4 months ago
This PR adds support for 256bit registers and AVX instruction acceleration to our Velocity backend.
This PR adds support for 256bit registers and AVX instruction acceleration to our Velocity backend.